




FIG.1







F I G. 4




FIG. 5




FIG.6





FIG.7



F I G. 8




FIG.9




FIG. 10





FIG. 11



割り込み信号 <del>/</del>11 **~31** -36 割り込み制御 **DMA** <sub>7</sub>32 処理プログラム データバス プログラムアナライザ **~33** メモリ -34 **~37** 動作プログラム格納部 CPU/CP制御 -35 -38 設定レジスタ データ/アドレス制御 FIG. 13 データ/アドレスバス CPU/CP制御信号

